Abstract
Dynamic logic circuits are utilized to minimize the delay in the critical path of high-performance designs such as the datapath circuits in state-of-the-art microprocessors. However, as integrated circuits (ICs) scale to the very deep submicron (VDSM) regime, dynamic logic becomes susceptible to a variety of failure modes due to decreasing noise margins and increasing leakage currents. The objective of this thesis is to characterize the performance of dynamic logic circuits in VDSM technologies and to evaluate various design strategies to mitigate the effects of leakage currents and small noise margins.
Date of publication
Spring 3-22-2013
Document Type
Thesis
Language
english
Persistent identifier
http://hdl.handle.net/10950/106
Recommended Citation
Muppasani, Rahul C., "Analysis of Dynamic Logic Circuits in Deep Submicron CMOS Technologies" (2013). Electrical Engineering Theses. Paper 18.
http://hdl.handle.net/10950/106